## **CSCI 2330 – Direct-Mapped Caching Exercises**

Suppose you have a system with an 8-bit word size that contains a direct-mapped cache with 8 cache lines and a block size of 4 bytes (i.e., a total cache size of 32 bytes). Assume write-back, write-allocate cache behavior.

- 1. Assuming that the system has as much memory as the word size permits, how many **blocks** of memory exist?
- 2. How many different memory blocks are mapped to each cache line?
- 3. When using a memory address to locate data in the cache, how many **index bits**, **offset bits**, and **tag bits** will there be?
- 4. Suppose that the cache has the contents pictured below.

Consider each of the memory operations listed below, assuming that each operation is either reading or writing a single byte at the given address (which is specified in binary for convenience). For each operation (in isolation, not consecutively), indicate:

- (i) whether the operation results in a cache **hit** or cache **miss**,
- (ii) **how many memory blocks are read or written** by the operation (i.e., how many trips to memory are required), and
- (iii) the **affected cache line with any updates** resulting from the operation.

For read operations, the data result of the read is indicated (which might be retrieved either from the cache or from memory). For write operations, the final (updated) data block value is indicated. These results may affect how the cache is updated.

(a) Read	01000100	(result 5)
(4) 11044	0.000.00	(1004110)

(b) **Read 11100000** (result 17)

(c) Write 01110000 (result 7)

(d) **Read 10101000** (result 12)

(e) **Read 01101100** (result 2)

(f) Write 11111100 (result 3)

V	D	Tag	Data (4 Bytes)
1	0	111	17
1	0	011	9
0	0	101	15
1	1	001	8
1	0	011	4
0	0	111	6
0	0	101	32
1	0	110	3
	1 1 0 1 1 0	1 0 1 0 0 1 1 1 1 0 0 0 0 0 0 0	1 0 111   1 0 011   0 0 101   1 1 001   1 0 011   0 0 111   0 0 101